Digital design and RTL
You write hardware in Verilog and SystemVerilog and test your design in simulation. Synthesis and place-and-route then turn your code into a layout for fabrication.
always @(posedge clk)
if (rst) q <= 0;
else q <= q + 1;